Hiring For Design Verification Eng_ Hyd,Bang, @ Capgemini

Home > Hardware

Hiring For Design Verification Eng_ Hyd,Bang,

Capgemini
2 - 7 years
Hyderabad
3 years ago
Email to a friend
Report this job

Job Description

We are Hiring candidates for Design Verification Engineering to join our team.

Design Verification Engineers

Qualification : BE/B.Tech/Master degree

Exp: 2Years of industry experience to 15 Years

Methodology: UVM

Lang: System Verilog

Verification knowledge is muest

Good knowledge on protocols: Pcle, Ehernet,DDR etc

Should have worked on GLS. Primary Skills Verilog, SV, UVM/OVM, IP Verification, SoC Verification, scripting - Perl, Python, Shell, and Tcl. Secondary Skills Test bench / model / VIP development, Functional coverage, GLS, LEC, Emulation, AMS, ARM, Protocols AHB/AXI/APB, Ethernet, USB, PCIe, I2C, SPI, CAN, Mipi CSI/DSI, LPDDR.

Interested candidates are please share updated resume to ma*************u@ca******i.com

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area: Engineering - Hardware & Networks,
Role Category: Hardware
Role: Hardware
Employement Type: Full time

Education

Under Graduation: Any Graduate
Post Graduation: Post Graduation Not Required

Contact Details:

Company: Capgemini
Address: ,1,5,6,7 Floors and Basement,Akruti Softech Park,C, NAVI MUMBAI, Maharashtra, India
Location(s): Hyderabad

+ View Contact

Login

Candidates can login here to view contacts and apply.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach Resume Max 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Candidates are expected to provide most recent and accurate profile information, inappropriate content is strictly prohibited!

Keyskills: Design Verification UVM Synthesis ASIC Verification Perl SOC Verification System Verilog

Job seems aged, it may have been expired!
Fraud Alert to job seekers!

₹ Not Disclosed

Job application

We will notify the employer with your details. You can also attach a resume or a cover letter.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach ResumeMax 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Capgemini

Capgemini is headquartered in Paris, France and operates in more than 40 countries. They are one of the worldâ€™s largest providers of Consulting, Technology, and Outsourcing. Above all, Capgemini is a people companyâ€” 120,000 people in North America, Europe, South America and the Asia ...

Hiring For Design Verification Eng_ Hyd,Bang, @ Capgemini

Home > Hardware